About our service
C-to-Verilog provides a free on-line service which allows
users to compile their existing C code into optimized RTL. This RTL
can be synthesized into an FPGA.
We provide this service to demonstrate our technology. We believe that
we outperform most other competitors. Companies who wish to license our
technology or individuals who wish to make commercial use of the service
can contact us.